

### A silicon nanophotonic platform for optical interconnects

#### **D. Van Thourhout**

#### Photonics Research Group, Ghent University/ IMEC

Dec. 9, 2010







# The Photonics Research Group

#### **Research group of Ghent University**

• associated with IMEC

#### Staff

• 6 Professors:

R. Baets, D. Van Thourhout, P. Bienstman, G. Morthier, G. Roelkens, W. Bogaerts.

- 8 postdocs
- 30+ PhD students

#### **Device research**

- Silicon photonics
- Putting stuff on photonics

### **Towards applications**

- Telecom, datacom, interconnect
- Sensing (bio- + environmental)

### http://photonics.intec.ugent.be











### 2018-2022 time frame:

- Current electrical interconnects no longer capable of handling required data streams (on-chip and chip-to-chip)
- Need fundamental new solutions
  - New type of electrical interconnects 2
  - Optical interconnect
- See talk prof. Miller .... • Very
  - 1 \_\_\_\_\_\_ (=1mW/Ghz) often quoted
  - Several 10 Tb/s on-chip
  - Other people quote 0.1pJ/bit or even 0.01pJ/bit !!
  - Fabrication using waferscale methods
  - Low cost packaging

# Rationale

### **EU-project WADIMOS**

- Wavelength Division Multiplexing on CMOS
- Partners
  - IMEC, CEA-LETI, STMicroelectronics
  - INL, TRENTO, MAPPER
- Time frame : Jan. 2008- Jun. 2011
- Our goal:
  - Develop technology platform for realizing photonic layer on CMOS
  - Using wavelength routing for steering signals





# Rationale

### Wavelength routed network

- Scalable by increasing number of wavelengths
- Using wavelength conversion to connect sub-domains

### Need

- Passive routing circuitry
- Multi-wavelength lasers
- Wavelength selective detectors
- Integration with electronics

### **Relevant specifications**

- Waferscale fabrication!
- Power consumption, size, speed

See talk prof. Miller ....





### **Alternative routing schemes**





### Outline

- Passive routing circuitry
- Multi-wavelength lasers
- Wavelength selective detectors
- Integration with electronics
- Some other applications ...
- How to get access to technology





# Silicon waveguide platform

- Transparent at telecom wavelengths (1.3 µm, 1.55 µm)
- High refractive index contrast → ultra-compact circuits
- "Compatible" with CMOS-processing
  - Highest quality processes
  - High yield, high repeatability
  - Leverage of existing infrastructure
  - Leverage of existing processes
- Integration with electronics`







# Why Silicon ?

- Transparent at telecom wavelengths (1.3 μm, 1.55 μm)
- High refractive index contrast → ultra-compact circuits
- "Compatible" with CMOS-processing
  - Highest quality processes
  - High yield, high repeatability
  - Leverage of existing infrastructure
  - Leverage of existing processes
- Integration with electronics`









## **Passive guiding structures**

### Standard MMI splitter



➔ 0.3dB excess loss

#### Improved version



Bogaerts e.a., JSTQE 16, 33-44 (2010)

## Arrayed waveguide grating routers



Dumon e.a., GFP 2004

## **Arrayed Waveguide Grating**



## **Arrayed Waveguide Grating**



## **Polarization independent operation**



## Planar Concave Gratings

Diffraction grating in slab waveguide



## **Ring resonators**





Bogaerts e.a. , JSTQE 16, 33-44 (2010)



Xu e.a. , OE 16, pp 4309 (2008)

# **Ring resonators**

### **Ring resonators for label extractor**

- EU-project BOOM
- Need 0.1nm bandwidth filter
- Use silicon ring resonator ??





## **TE-Microring meeting BOOM specs? NO**



# **Ring resonators conclusion**

#### **TE ring resonators**

- Very sensitive to random back scattering
- Behaviour very unpredictable
- High losses

TM ring resonators ?

### TM-Microring meeting BOOM specs? YES !



R = 20um, gap = 1um

# **Ring resonators conclusion**

#### **TE ring resonators**

- Very sensitive to random back scattering
- Behaviour very unpredictable
- High losses

#### TM ring resonators

- Lower confinement at side walls
- Lower loss, lower back scattering
- Record high Q values demonstrated (Q<sub>i</sub>=340.000)



# **Temperature de**

### **Standard devices:**

- 80pm/K variation of resonanc
- Solution: use polymer overlay with adapted waveguide structure



Fig. 1. SOI waveguide cross-section structure







w=350nm

L=2 µm



See papers Shankar Selvaraja at http://photonics.intec.ugent.be



### **Fabrication:**

• Sensitivity to fabrication errors



Roughly: 1nm variation in line width / thickness

1nm variation in central wavelength of device

# Challenges: sensitivity

### Influence of starting wafer (SOITEC wafer, 220nm Si, 2um SiO<sub>2</sub>)

- Silicon layer thickness varies widely
  - Batch to batch
  - Wafer to wafer
  - Within wafer





#### Variations in linewidth over 200mm wafer

- Less than 1% line width variation over 200mm wafer
  - Much better than typical CMOS specs
  - 1% is still 5nm !!
  - Pure passive, further post processing may increase problem (e.g. stress ...)



### Influence of fabrication technology



- 6 MZI's located 2mm apart
  - 248nm very far of from specs
  - 193nm <2nm variation over die</p>

## Amorphous silicon wires

Low-temperature PECVD a-Si:H deposition

### Low material losses

- deep-etch wire (480nm width): 3.54dB/cm
- shallow rib waveguide: 1.4dB/cm



# Amorphous silicon wires

### Amorphous silicon

- Shows improved non-linear performance
  - Lower non-linear absorption
  - Higher non-linear n<sub>2</sub>
- Demonstrated 26dB parametric gain (on-chip)



Results presented at IEEE Photonics Society annual meeting (Denver, 2010)

## **Coupling into SOI nanophotonics**



#### **Important:**

- Low loss coupling
- Large bandwidth
- Coupling tolerance
- Fabrication
  - Limited processing
  - Tolerant to fabrication
- Low reflection
- Polarization ?

# **Coupling to fiber – Inverse taper**



- <1dB loss (to lensed fibre)</li>
- Easy to fabricate (if you can do the tips)
- Low facet reflections
- Cleaving or polishing needed

## **Fabricated Devices**


### Increase efficiency ?

# Standard coupler (33%) Mode mismatch

#### Improvement: add bottom mirror + apodize



90% simulated !

### The grating zoo



CLEO, 2009



Group IV, 2009





### Outline

- Passive routing circuitry
- Multi-wavelength lasers
- Wavelength selective detectors
- Integration with electronics
- Some other applications ...
- How to get access to technology





### **Sources and detectors**

How to build the transmitter ?

**Option 1: Off-chip source, on-chip modulators** 

- Standard modulators are big and power hungry !
- Resonant modulators need wavelength alignment !



### Sources and detectors

How to build the transmitter ?

**Option 1: Off-chip source, on-chip modulators** 

- Standard modulators are big and power hungry !
- Resonant modulators need wavelength alignment !
- Complicated provisioning of CW signal

**Option 2:** Directly modulated microlasers on chip

- Laser = resonator  $\rightarrow$  self-aligned in wavelength
- No CW signal bus needed
- Integration ? Heat management ? Reliability ?



### Efficient source on silicon

#### **Through hybrid integration ?**

- Integration of preprocessed devices
- Allows pretesting of devices
- Requires sub micron alignment (costly, time consuming)



#### Hybrid integration (NEC)



### Efficient source on silicon

#### **Through hybrid integration ?**

- Integration of preprocessed devices
- Allows pretesting of devices
- Requires sub micron alignment (costly, time consuming)

#### Through monolithic integration ?

- Epitaxial III-V on silicon, Germanium on silicon, Er-doped silicon ...
- Potentially highest density, lowest cost, highest yield
- Currently: low gain and/or high defect number



#### **Monolithic integration**

• Waferscale "deposition" of active material



### Efficient source on silicon

#### **Through hybrid integration ?**

- Integration of preprocessed devices
- Allows pretesting of devices
- Requires sub micron alignment (costly, time consuming)

Through monolithic integration ?

- Epitaxial III-V on silicon, Germanium on silicon, Er-doped silicon ...
- Potentially highest density, lowest cost, highest yield
- Currently: low gain and/or high defect number

Wafer bonding based heterogeneous integration !

- III-V integration on Silicon using bonding processes
- Collective processing of all devices simultaneously
- Alignment guaranteed by lithography process

### What are we talking about ?

#### What is heterogeneous integration ?







### What are we talking about ?

What is heterogeneous integration ?



Pattern definition III-V

**III-V** processing



### **III-V** silicon integration

#### **Before metallization**



#### **Cross-section**



### **III-V/Silicon photonics**

#### **Bonding of III-V epitaxial layers**

- Molecular die-to-wafer bonding, direct bonding
  - Based on van der Waals attraction between wafer surfaces
  - Requires "atomic contact" between both surfaces
    - sensitive to **particles**, **roughness**, **surface** contamination.
    - well-known materials
- Adhesive die-to-wafer bonding
  - Uses an adhesive layer as a "glue" to stick both surfaces
  - Requirements are more relaxed compared to Molecular
    - glue compensates for particles (some)
    - glue compensates for roughness (all)
    - glue allows (some) contamination of surfaces
    - But: need to qualify polymer

IMEC/Ghent University

UCSB+INTEL

I ETI,

...

### Bonding Technology

#### **Requirements for the adhesive for bonding**

- Optically transparent <0.1dB/cm</p>
- High thermal stability (post-bonding thermal budget) 400C
- Low curing temperature (low thermal stress) 250C
- No outgassing upon curing (void formation)
  OK
- Resistant to all kinds of chemicals
  HCI,H<sub>2</sub>SO<sub>4</sub>,H<sub>2</sub>O<sub>2</sub>,...

#### **DVS-BCB** satisfies these requirements



1,3-divinyl-1,1,3,3-tetramethyldisiloxane-bisbenzocyclobutene

### Bonding Technology

#### **Cross-sectional image of III-V/Silicon substrate**



- 200nm bonding layer routinely and reliably obtained
- Recently : focus on thin bonding layer develoment (<100nm)

### Thin Bonding Layer Process Development

ELAN

Thin layers needed for:

- Better optical coupling
- Better thermal behaviour

BCB diluted using mesithylene + controlling spin speed Moved from manual bonding to machine bonding

• Significant improvement in thickness control and uniformity



### Integrated microdisk laser

#### **Microdisk laser**

• III-V semiconductor disk on top of silicon waveguide



- Supports whispering gallery modes circulating around edge
- 7.5µm diameter → low footprint
- 150µA threshold current → low power consumption





## 1-µm thick, 7.5-µm devices exhibit continuous-wave lasing





Threshold current I<sub>th</sub> = 0.5mA, voltage V<sub>th</sub> = 1.5-1.7V slope efficiency =  $30\mu$ W/mA, up to  $10\mu$ W

(Pulsed regime: up to  $100\mu$ W peak power)

J. Van Campenhout et al., "Electrically pumped inp-based microdisk lasers integrated with a nanophotonic silicon-on-insulator waveguide circuit" Optics Express, May 2007

### Multi-wavelength Laser





All pumped simultaneously



#### All pumped individually



### Multi-wavelength Laser





### Multi-wavelength Laser



#### 4-wavelength laser





#### **Uneven power levels**

- Lower power in channels crossing other disks
- Coupling to higher order modes in next disks
- Need thinner disks



### Microdisk lasers

#### Targets in our new project (WADIMOS)

- Demonstrate improved device performance
  - Lower threshold power
  - Higher output power
  - More stable operation
- Demonstrate fabrication in CMOS pilot line
  - On 200mm line
  - Using CMOS tools
  - Using single epitaxial structure for source and detector
- Look at novel applications
  - Operation as wavelength convertor
  - Operation as all-optical flip-flop

### Thermal resistance



#### Microdisk is almost completely surrounded by BCB

- Thermal conductivity BCB ≈ 0.3 Wm<sup>-1</sup>K<sup>-1</sup>
- Heat is confined in disk structure
  - Self heating gives rise to thermal roll-over

Extract heat from disk by using a thermal heat sink Thick layer (600nm) of gold on top of the disk



### **Tunnel junction**

### Thin degenerately doped p-n junction

• Fermi-levels within valence and conduction band

#### **Reverse biased tunnel junction**

- Electrons can tunnel from p-type layer to n-type layer
- Only thin (+/- 20 nm) heavily doped p-type layer required
- Eliminate DBBA by using TJ material with E<sub>G</sub> > E<sub>G laserdiode</sub>







#### Sidewall roughness induces scattering loss

- Estimation of roughness of previous devices (1um thick)
  - σ ≈ 10 20 nm
  - L<sub>c</sub> ≈ 100 nm

#### Scattering loss scales linearly with thickness

• New epitaxial structure 580 nm thick





### **Coupling efficiency**



#### Evanscent coupling to underlying waveguide

- Phase match between disk and waveguide
  - minimize disk height and radius
- Relaxes constraint on bonding layer thickness
- Optimize coupling length

Lateral offset of the waveguide w.r.t. disk



### Improved devices





7.5 um disk diameter

- Threshold current 350 uA
- Output power 120 uW (CW)
- SMSR = 35 dB
- Best devices: down to 150uA threshold current !!!)

### **Direct modulation**



#### **Direct modulation critical for practical application**

- 10GHz expected within reach from simulations
- "Double carrier reservoir" may limit speed however
  - (Measurments complicated by wavelength (L-band) and low power)





#### **1.5GHz square wave form**





#### Micro-disk used as external modulator







#### Targets in our new project (WADIMOS)

- Demonstrate improved device performance
  - Lower threshold power
  - Higher output power
  - More stable operation
- Demonstrate fabrication in CMOS pilot line
  - On 200mm wafers
  - Using CMOS tools
  - Using single epitaxial structure for source and detector
- Look at novel applications
  - Operation as all-optical flip-flop

### **CMOS compatible fabrication**

#### **Fabrication**

• Bonding of III-V dies



	Annual A
BOX 2µm	
Substrat Si	

(fabrication by CEA-LETI)



#### **Fabrication**

• Etching of detector mesa







#### **Fabrication**

• Etching of disk mesa







(fabrication by CEA-LETI)



#### **Fabrication**

• Planarization



(fabrication by CEA-LETI)
# **CMOS compatible fabrication**

#### **Fabrication**

• Contact opening







#### **Fabrication**

• CMOS compatible contacts (Ti/TiNi)









(fabrication by CEA-LETI)

# Preliminary charachterisation

#### **Detectors**

- Responsivity: 0.7-0.9 A/W
- Dark current: 1-10 uA
- Resistance around 100 Ohm

- ~ 10 GHz for 80 um long detector @ -1.5 V
- ~ 15 GHz for 20 um long detector @ -1.5 V
- Ripple  $\rightarrow$  Calibration?



## **Resonant detectors**

#### **Resonant detectors**

- MSM-detector integrated on ring-resonator
- 2um device is sufficient
- Potentially very low capacitance





# **Preliminary charachterisation**

#### Lasers

- First demonstration of microdisk lasers fabricated in CMOS environment
- Threshold current 0.8mA (expected from design)





# Microdisk lasers

### Targets in our new project (WADIMOS)

- Demonstrate improved device performance
  - Lower threshold power
  - Higher output power
  - More stable operation
- Demonstrate fabrication in CMOS pilot line
  - On 200mm wafers
  - Using CMOS tools
  - Using single epitaxial structure for source and detector
- Look at novel applications
  - High speed wavelength convertor
  - Operation as all-optical flip-flop

## Ultra-low-power Wavelength conversion





### Ultra low power wavelength conversion





Fig. 5. Measured BER for MDL output for three different bit rates (eye patterns are given on the right)

	InP-SOA [4]/[5 <sup>+</sup> ]	SOI [2]	SOI [3]	MDL
Top speed [Gb/s]	40/320*	$2.5^{*^{\dagger}}$	1*	10***
Power [mW]	1000/1000+	200**	200**	10
Area [µm²]	4000/2000+	300	80	40
FOM	$\sim 1.10^{-5}/1.6.10^{-4}$	~5.10-5	~5.10-5	$2.5 \cdot 10^{-2}$

(O. Raz e.a. - submitted to OFC)









Bistable operation possible (CCW versus CW mode)





### **Microdisk as all-optical flip-flop**



#### **Stable operation demonstrated**

• 100ps switch pulses with 1.8 fJ energy, bias current: 3.5 mA

L. Liu, et al., 'An ultra-small, low-power, all-optical flip-flop memory on a silicon chip', Nature Photonics 2010



# Microdisk lasers

### Targets in our new project (WADIMOS)

- Demonstrate improved device performance
  - Lower threshold power
  - Higher output power
  - More stable operation
- Demonstrate fabrication in CMOS pilot line
  - On 200mm wafers
  - Using CMOS tools
  - Using single epitaxial structure for source and detector
- Look at novel applications
  - Operation as all-optical flip-flop
- What's next ?

## WADIMOS demonstrator



## WADIMOS demonstrator



## **IMEC's Cu-nail technology**

#### **Technology in advanced stage**

- demonstrated 4-layer chip stack (with interconnects only)
- via resistance ~ 30mOhm
- CMOS chip pair stack demonstrated



Landing die



### Outline

- Passive routing circuitry
- Multi-wavelength lasers
- Wavelength selective detectors
- Integration with electronics
- Some other applications ...
- How to get access to technology







## Multiplexed protein detection



## Optical router for WDM-PON



See Halir e.a. , OFC 2010, paper OWJ1



### **Optical force sensing**



sweeping pump  $\lambda \rightarrow$  fields arrive with different phase at waveguide coupler entrance

in phase fields favor symmetric (attractive) counter phase fields favor anti-symmetric (repulsive) mode



sweeping wavelength enables tuning: attractive  $\leftrightarrow$  repulsive



## **Experimental set-up**



- pump laser is power modulated to achieve resonant excitation
- Device-Under-Test is placed in vacuum to decrease air damping (Q<sub>mech</sub>↑)

### **Motion transduction calibration**





- 2 peaks (2 freestanding waveguides = 2 harmonic oscillators)
- 'brownian' force in bandwidth B:  $F_b$

$$_{rown} = \sqrt{\frac{4k_b T m_{eff} \,\omega_{res} B}{Q_{mech}}}$$

• can be used for calibration of other forces (electrical, optical)



### **Tunable force**



Excellent agreement theory vs. experiment

- F<sub>symm,att</sub> □ -0.2pN/µm/mW
- F<sub>antisymm,rep</sub> □ 0.1pN/µm/mW

Experimental demonstration: attractive vs. repulsive force

J. Roels et al., Tunable optical forces between nanophotonic waveguides, Nat. Nanotechnology (2009)

M. Li et al., Tunable bipolar optical interactions between guided lightwaves, Nat. Photonics (2009)

## Feed-back cooling/heating



- modulation signal of the pump laser is provided by the brownian motion of the waveguide string
- tunable delay line: phase shift between feedback force F(t) and waveguide movement x(t)



### Feed-back cooling/heating

$$\mathbf{k} \mathbf{x}(t) + \Gamma \mathbf{x}(t) + \mathbf{m} \mathbf{x}(t) = \mathbf{F}_{\text{brown}} + \mathbf{F}_{\text{FB,OPT}}(t)$$



f (MHz)



### Outline

- Passive routing circuitry
- Multi-wavelength lasers
- Wavelength selective detectors
- Integration with electronics
- Some other applications ...

• How to get access to technology







#### Silicon photonics in CMOS fab

- Cheap for volume production
- Expensive and difficult access for research and prototyping

#### Solution ? ePIXfab

- Multi-project wafer shuttles allow cost sharing
- Joint initiative of IMEC and LETI
- Supported by EU-commission
- Open for research and prototyping

## ePIXfab

Silicon photonic IC prototyping service

- Multi project wafer shuttles cost sharing
- Based on unique silicon process capabilities
- World-wide client base

**Drive market adoption** 

- Enable cost-effective circuit-level R&D
- Involve the stakeholders

Since Sept 2006:

- > 30 institutes
- > 100 designs



### ePIXfab: serving the research community



### **ePIXfab: Practical information**

#### Visit our web site:

#### www.epixfab.eu or www.siliconphotonics.eu

- Information on calls
- Technical docs

Coordinator: Pieter Dumon pieter.dumon@imec.be

#### Silicon Photonics Platform

Home	The Silicon Photonics Platform was initiated within the framework of ePIXnet, the FP6 Network
Access	the six technology platforms in ePIXnet, ePIXnet has two other integration technology
Technology	platforms for InP circuits and for nanostructuring. These integration technology platforms are
Fabrication runs	accompanied by three supporting platforms on packaging, high-speed characterisation and modelling.
From idea to chip	For more information on oDIV activisit users an include on
News	For more mormation on ericinet, visit www.epixilet.org
Documents	<ul> <li>Further information</li> <li>Mission statement</li> <li>Rationale</li> <li>Organization</li> <li>Core Partners</li> <li>Coordinators</li> </ul>
About the Platform	
Mission statement Rationale Organization Core Partners Coordination European Member Group	
Contact	
	(C)2006-2007 Silicon Photonics Platform



#### Thanks to

• Ghent University/IMEC Photonics Research Group



- Partners in EU projects PICMOS, WADIMOS, HELIOS
  - JM. Fedeli, L. Grenouillet (CEA-LETI)
  - P. Rojo-Romeo, P. Regreny, F. Mandorlo (INL)
  - G. Duan (35labs)



Vacancies for PhD-students sep. 2011: check <u>www.photonics.intec.ugent.be</u> from Jan. 2011 on