

# 193nm immersion lithography for high performance silicon photonic circuits

Shankar Kumar Selvaraja, Gustaf Winroth, Sabrina Locorotondo, Gayle Murdoch, Alexey Milenin, Christie Delvaux, Patrick Ong, Shibnath Pathak\*, Weiqiang Xie\*, Gunther Sterckx, Guy Lepage, Dries Van Thourhout\*, Wim Bogaerts\*, Joris Van Campenhout, Philippe Absil

*imec, Leuven, Belgium,*

*\*Photonics research group, Ghent University-imec, Ghent, Belgium,*

## ABSTRACT

Large-scale photonics integration has been proposed for many years to support the ever increasing requirements for long and short distance communications as well as package-to-package interconnects. Amongst the various technology options, silicon photonics has imposed itself as a promising candidate, relying on CMOS fabrication processes. While silicon photonics can share the technology platform developed for advanced CMOS devices it has specific dimension control requirements. Though the device dimensions are in the order of the wavelength of light used, the tolerance allowed can be less than 1% for certain devices. Achieving this is a challenging task which requires advanced patterning techniques along with process control. Another challenge is identifying an overlapping process window for diverse pattern densities and orientations on a single layer.

In this paper, we present key technology challenges faced when using optical lithography for silicon photonics and advantages of using the 193nm immersion lithography system. We report successful demonstration of a modified 28nm-STI-like patterning platform for silicon photonics in 300mm Silicon-On-Insulator wafer technology. By careful process design, within-wafer CD variation (1sigma) of <1% is achieved for both isolated (waveguides) and dense (grating) patterns in silicon. In addition to dimensional control, low sidewall roughness is a crucial to achieve low scattering loss in the waveguides. With this platform, optical propagation loss as low as ~0.7 dB/cm is achieved for high-confinement single mode waveguides (450x220nm). This is an improvement of >20 % from the best propagation loss reported for this cross-section fabricated using e-beam lithography. By using a single-mode low-confinement waveguide geometry the loss is further reduced to ~0.12 dB/cm. Secondly, we present improvement in within-device phase error in wavelength selective devices, a critical parameter which is a direct measure of line-width uniformity improvement due to the 193nm immersion system. In addition to these superior device performances, the platform opens scenarios for designing new device concepts using sub-wavelength features. By taking advantage of this, we demonstrate a cost-effective robust single-etch sub-wavelength structure based fiber-chip coupler with a coupling efficiency of 40 % and high-quality (1.1x10<sup>5</sup>) factor wavelength filters. These demonstrations on the 193nm immersion lithography show superior performance both in terms of dimensional uniformity and device functionality compared to 248nm- or standard 193nm-based patterning in high-volume manufacture platform. Furthermore, using the wafer and patterning technology similar to advanced CMOS technology brings silicon photonics closer toward an integrated optical interconnect.

Keywords : Silicon photonics, WDM devices, waveguides, fiber-chip couplers

## 1. INTRODUCTION

Next-generation silicon photonics transceivers will require the integration of ultra-low-power active devices with ultra-low-loss passive devices enabling wavelength-division multiplexing (WDM). A major challenge in the manufacturing of such devices is the extreme sensitivity of the device and waveguide properties (phase and amplitude transfer control) on the cross-sectional dimensions and sidewall quality of the employed photonic wire and rib structures, which results in poor device uniformity across a die or a wafer [1]. Recently, there have been works reported on high-resolution patterning for silicon photonic circuits by using advanced CMOS technology [2-4]. Since it is early days, the performance reported so far are on-par with 200mm based toolset. In this paper, we demonstrate that by using advanced CMOS process technology with 300mm patterning toolset performance and device can be improved by an order of magnitude.

## 2. LITHOGRAPHY CHALLENGES

Patterning of silicon photonic circuits bring new challenges compared to CMOS, in particularly for lithography. The two main challenges for lithography are, firstly, diversity in device geometry, where a ring resonator is defined by a combination of an isolated line, which is ~450 nm and a semi-isolated trench of ~140 nm. Another example of such diversity is photonic crystal devices, where one would need an isolated line and dense holes. Though the CDs, at least in the present example do not call for advanced patterning platform the specification on the dimensional accuracy and tolerance is demanding. Silicon photonic devices are very sensitive to small cross-section dimensional variation, roughly 1nm variation in CD would shift the spectral response of the device by 1nm. Hence a platform that can deliver such a high degree of uniformity is needed. Though active tuning can be employed, it is desired that the CD variation is kept to a minimum to reduce power spent on tuning the non-optimal devices. In addition, line edge roughness on the waveguides both high and low-frequency components of roughness directly affect the optical propagation loss in the waveguides by scattering along the edges of the patterned silicon. The loss in the optical power has a direction implication on the power penalty of the systems, hence the loss has to be controlled, particularly where energy efficiency is crucial.

## 3. PROCESS FLOW

The devices were fabricated in 300 mm photonic-SOI wafer that has 220 nm of crystalline silicon device layer on top of a 2000 nm thermal oxide (BOx). The patterning process for silicon photonic circuit was developed by modifying 28- nm shallow-trench isolation (STI) process. The pattern on the photomask is transferred into silicon using 193-nm immersion lithography and a dry etch process. For functional devices we used two etch levels, 220-nm for waveguide and waveguide based devices and 70-nm for light-chip coupling gratings. Figure xx shows fabrication result of different photonic devices in silicon.




Figure 1 Different silicon photonic devices fabricated in 300 mm SOI wafer using the 193 nm immersion and dry etch process.

#### 4. PATTERNING RESULT SUMMARY

##### 4.1 CD Uniformity

Wafer-scale uniformity of the target CD is monitored after lithography and dry etch and strip process. The CDs are measured using top-down CDSEM. Figure 2 shows the variation of a 450 nm waveguide during the patterning process. We observe a  $3\sigma$  of 2.34 nm and 7.95 nm after lithography and finally patterning respectively, which is >50% improvement from 193nm dry lithography based patterning in 200mm patterning tool set (

Table 1). As mentioned earlier regarding multitude of patterns in one patterning step, we were able to patterning 80nm trenches in 450 nm/80 nm line-space-line structure with high degree of uniformity (

Table 1).




Figure 2 CDU of a 450 nm wire waveguide after lithography(left) and etch(right) over a 300mm wafer.

Table 1 CDU comparison of a 450 nm wire waveguide between 200mm and 300mm patterning tool sets

Patterning platform	450 nm photonic wire		80 nm space in 450/80 nm line/space	
	After Lithography	After dry etch	After Lithography	After dry etch
	3 $\sigma$ [nm]	3 $\sigma$ [nm]	3 $\sigma$ [nm]	3 $\sigma$ [nm]
200mm 193nm dry litho/Dry etch	7.05	2.34	NA	NA
300mm 193immersion litho/ Dry etch	17.25	7.95	5.39	5.95

## 5. DEVICE RESULTS

We present these types of devices to demonstrate the advantages of using 193immersion based 300mm patterning toolset platform for silicon photonic circuits; waveguides for demonstrating patterning quality with respect to sidewall roughness, photonic crystal nano-cavity and fiber-chip coupler for demonstrating complex device patterning and wavelength selective devices for within-device and within-wafer CD control.

### 5.1 Propagation loss

We use three types of waveguides to demonstrate the loss performance: (1) single-mode photonic full-depth etched wires, (2) shallow etched ridge waveguide with single mode bend sections and (3) slot waveguide. The propagation loss in these waveguides is mainly attributed to light scattering off the etched sidewalls. Therefore, losses are a direct qualification of the patterning process quality. To assess the propagation loss, we fabricated single mode spiral photonic wire (450nm), ridge (700nm) and slot waveguide (260nm rail width, 100nm slot width). Each waveguide comes in 4 lengths (1, 2, 4 and 7cm) from which the propagation loss is extracted by a linear fit. The bend radius of wires and slot waveguides was 10 $\mu$ m and 20 $\mu$ m respectively for photonic wire and slot waveguides. Spiral ridge waveguide was built using straight ridge section and 4 $\mu$ m photonic wire bend attached by a transition waveguide as shown in Figure 5. While the wire and slot waveguides are fully etched (220nm), ridge waveguide is 70 nm shallowly etch.

In the C band, we measure an average propagation loss of 0.7 dB/cm for 450 nm wide wire waveguides with oxide side-cladding (Figure 3). The error margin on individual data point is <0.02dB. To our knowledge, this is the lowest loss reported for fully etched single-mode silicon wire. The waveguide losses are verified across the 300mm wafer with 3- $\sigma$  variation of 0.12dB/cm and a range of 0.12dB/cm (Figure 3). This represents over 50% improvement as compared to the best single-mode waveguide reported loss on a 200mm platform and 30% better than the best loss demonstrated with e-beam technology.

For slot waveguides, we measure a propagation loss of 2dB/cm at 1550nm (Figure 4), while with the 200mm platform, a similar type of waveguide geometry yields a loss of between 10-15dB/cm. This is a direct consequence of low sidewall roughness on fully etch waveguides.




Figure 3 Propagation loss of a 450 nm wide photonic wire waveguide and uniformity over a 300 mm wafer.

Figure 5 shows the propagation loss and bend loss of a compact ridge waveguide. We measured a propagation loss of 0.12 dB/cm and a total bend loss of 0.01 dB/bend. The propagation loss of the single mode ridge waveguide due to reduce sidewall interaction with the propagating mode has considerably low loss compared to wire waveguide, which is in line with the expected trend. Though low-loss ridge waveguides alone require large radius to make a 90 degree bend, hence using wire waveguide with transition enables compact yet low-loss waveguide circuit.




Figure 4 (Left) Cross-section view graph of a slot waveguide with respective dimension and (Right) Propagation loss of the slot waveguide over a 300 mm wafer with cross-section dimensions shown in the view graph.




Figure 5 (Left) Schematic of a compact ridge waveguide bend with wire waveguide and transition. (Right) Propagation and bend loss extraction(at 1550 nm band) from a 2D plan fitting of measured transmitted power.

## 5.2 Complex device patterns

We use two photonic crystal based devices as an example of complex patterning demonstration; photonic crystal (PhC) based fiber-chip coupler and 1-D photonic-crystal based high-quality factor nano-cavity. Both devices are challenging in their own right, PhC based fiber coupler used sub-wavelength grating, where the pitch of the PhC is  $\sim 220$  nm with a fillfactor of 68% of which results in gap of  $\sim 70$  nm between the holes. Figure 6 shows the SEM image of a fiber coupler implement using PhCs. Unlike standard line/space grating based fiber coupler implementation, this type of implementation brings in a key advantage of manufacturability, where the silicon is completely etch till the box, which is use a etch-stop layer removing etch depth based non-uniformity. Figure 6 shows measured coupling efficiency to a single-mode optical fiber, we measured an efficiency of 40% against 30% with standard implementation [5]. The efficiency is comparable to the previous demonstration with e-beam technology [6].




Figure 6 (Left) top-down SEM image of a photonic crystal based fiber-chip coupler and (left) coupling efficiency of a coupler compared with a standard line-space based coupler.

PhC cavities have been investigated intensively during recent years; they can strongly confine light in a small volume enabling high-quality factor. These types of cavities are interesting for a wide spectrum of application, including high-speed modulators. Despite their advantages reliable, large-scale fabrication still remains a challenge as they require

tighter specification on the CD control. Using 193nm immersion patterning, we were able to fabricate and demonstrate for the first time a 1-D PhC cavity on a photonic wire waveguide (Figure 7). The PhC was chirped to reduce reflection, which makes the patterning even more challenging as they need hole diameters <70 nm, in this particular case hold diameter of 50 nm was achieved. Designs with varying PhC dimension was fabricated and optically characterized. Figure 7 shows optical characterization of cavity modes from different designs, and the inset shows the expected wavelength from the design. High Q-factor in correspondence to a predictable wavelength demonstrates patterning fidelity and accuracy, which has never demonstrated with a high-volume manufacturing process.




Figure 7 (left) Top-down SEM of a 1D photonic crystal cavity with chirped holes and (right) optical characteristics of nano-cavity with varying PhC dimensions. SF-scaling factor of PhC design

### 5.3 CD control

Wavelength selective devices are an essential component in a photonic circuit for wavelength division multiplexing and de-multiplexing (WDM). There are a variety of devices that one can use for WDM; however, all of them are very sensitive to small dimension variation as mentioned earlier. Not only, for device match, dimensional variation also impacts a single device such as an Arrayed Waveguide Grating (AWG). AWGs use delay arm preferably using photonic wires to make them compact, any device in the wide of the waveguide along the delay arm will result in phase error, which will translate to channel crosstalk in device performance. In practice, the waveguide with is widened to circumvent this issue, typically 800nm instead on 450nm. We fabricated two types of designs one with 800 nm waveguides and the other with 450 nm. Figure 8 shows schematic of an AWG and the two different implementation. Optical characterization of the devices showed no difference between an 800 nm and 450 nm wide delay arm suggesting low phase error or good CD control of the waveguide within a device.






Figure 8 Normalized transmission spectrum of 3 adjacent channels from 8X400 GHz AWGs with 450 nm and 800 nm delay arm wire width

## 6. SUMMARY

In this paper, we presented key technology challenges faced when using optical lithography for silicon photonics and advantages of using the 193nm immersion lithography system. We report successful demonstration of low-loss and highly uniform single mode wire, slot and ridge waveguides using a modified 28nm-STI-like patterning platform for silicon photonics in 300mm Silicon-On-Insulator wafer technology. In addition, by taking advantage of high resolution patterning we demonstrated photonic crystal based fiber-chip coupler and cavities. Furthermore, CD control of wavelength selective device showing superior phase error control has been demonstrated. These demonstrations clearly indicate that 193nm immersion based 300mm patterning platform for silicon photonic brings silicon photonic closer towards an integrated optical interconnect technology.

## 7. REFERENCE

- [1] Krishnamoorthy, A.V.; Xuezhe Zheng; Guoliang Li; Jin Yao; Pinguet, T.; Mekis, A.; Thacker, H.; Shubin, I.; Ying Luo; Raj, K.; Cunningham, J.E., "Exploiting CMOS Manufacturing to Reduce Tuning Requirements for Resonant Optical Devices," *Photonics Journal, IEEE*, vol.3, no.3, pp.567,579.
- [2] H. Takahashi, M. Toyama, M. Seki, D. Shimura, K. Koshino, N. Yokoyama, M. Ohtsuka, A. Sugiyama, E. Ishitsuka, T. Sano, and T. Horikawa, "The impacts of ArF Excimer Immersion Lithography on Integrated Silicon Photonics Technology," in *Proc. SSDM, 2012*, pp. 528-529.
- [3] H. Okayama, D. Shimura, H. Takahashi, M. Seki, M. Toyama, T. Sano, H. Yaegashi, T. Horikawa, and H. Sasaki, "Mach-Zehnder filter using multiple Si waveguide structure sections for width error tolerance," *Electron. Lett.*, vol. 48, no. 14, pp. 869-870.
- [4] D. Marris-Morini, C. Baudot, J. Fédéli, G. Rasigade, N. Vulliet, A. Souhailé, M. Ziebell, P. Rivallin, S. Olivier, P. Crozat, X. Le Roux, D. Bouville, S. Menezo, F. B?uf, and L. Vivien, "Low loss 40 Gbit/s silicon modulator based on interleaved junctions and fabricated on 300 mm SOI wafers," *Opt. Express* 21, 22471-22475 (2013).



- [5] Dirk Taillaert, Frederik Van Laere, Melanie Ayre, Wim Bogaerts, Dries Van Thourhout, Peter Bienstman and Roel Baets "Grating Couplers for Coupling between Optical Fibers and Nanophotonic Waveguides" Jpn. J. Appl. Phys. 45 (2006) 6071.
- [6] Liu Liu, Minhao Pu, Yvind, Kresten, Hvam M., High-efficiency, large-bandwidth silicon-on-insulator grating coupler based on a fully-etched photonic crystal structure, Applied Physics Letters, 96, 051126 (2010).