


INTRODUCTION TO SILICON PHOTONICS CIRCUIT DESIGN

Wim Bogaerts

Short Course 454 - OFC 2018

WHAT IS SILICON PHOTONICS?

The implementation of high density photonic integrated circuits by means of CMOS process technology in a CMOS fab



Enabling complex optical functionality on a compact chip at low cost

INDUSTRIAL TAKE-UP EXAMPLES IN TELECOM/DATACOM/DATA CENTERS

- active optical cables (eg PSM4: 4x28 Gb/s on parallel fibers)
- WDM transceivers (eg 4 WDM channels x 25 Gb/s on single fiber)
- coherent receiver (eg 100 Gb/s PM-QPSK)
- fiber-to-the-home bidirectional transceiver (eg 12 x 2.5 Gb/s)
- monolithic receiver (eg 16x20Gb/s)
- 40Gb/s, 50Gb/s and 100 Gb/s Ethernet (future: 400Gb/s)

• ...



WHY SILICON PHOTONICS?

Large scale manufacturing




Scale




Submicron-scale waveguides


SCALING OPTICAL WAVEGUIDES: INDEX CONTRAST



Glass waveguide
index contrast $\sim 0.1\%$



1 μm






silicon wire:
index contrast $\sim 200\%$

WAVEGUIDES: SILICON PHOTONIC WIRES

High contrast waveguides

- submicrometer dimensions
- small bend radius



optical mode

HIGH INDEX CONTRAST: A BLESSING AND A CURSE

Very tight confinement of light



Very small bend radii : down to 1 μm

Very dense integration of components on a chip

Sub-wavelength design freedom

Photonic crystals with extremely high quality cavities

...




HIGHER CONTRAST, SMALLER CORES, TIGHTER BENDS




Silica on silicon

Contrast $\sim 0.01 - 0.1$
 Mode diameter $\sim 8\mu\text{m}$
 Bend radius $\sim 5\text{mm}$
 Size $\sim 10\text{ cm}^2$



Indium Phosphide

Contrast $\sim 0.2 - 0.5$
 Mode diameter $\sim 2\mu\text{m}$
 Bend radius $\sim 0.5\text{mm}$
 Size $\sim 10\text{mm}^2$



Silicon on insulator


Contrast $\sim 1.0 - 2.5$
 Mode diameter $\sim 0.4\mu\text{m}$
 Bend radius $\sim 5\mu\text{m}$
 Size $\sim 0.1\text{mm}^2$

10000 ×

HIGH INDEX CONTRAST: A BLESSING AND A CURSE

Every nm^3 matters



CMOS technology is the only manufacturing technology with sufficient nm-process control to take advantage of the blessing without suffering from the curse




WAVEGUIDES

Waveguide losses dominated by scattering.

Use better litho + etch





COMPACT BENDS, TRANSITIONS, CROSSINGS



FIBER-TO-CHIP COUPLING

Vertical fiber interface: allows easy on-chip testing





WAVELENGTH FILTERING FUNCTIONS

Light is a wave: interference at the 100nm scale



- interferometers
- resonators

e.g. ring resonator



WAVELENGTH FILTERING FUNCTIONS

Arrayed waveguide grating



SENSITIVITY OF SILICON PHOTONICS WAVELENGTH FILTERS

Silicon photonic waveguides are sensitive to

- geometry
- stress
- temperature
- ...



wire width

$$\frac{\partial \lambda}{\partial w} \approx 1 \text{ nm/nm}$$

wire height

$$\frac{\partial \lambda}{\partial h} \approx 2 \text{ nm/nm}$$




$$\frac{\partial \lambda}{\partial T} \approx 0.08 \text{ nm/K}$$



INTEGRATED HEATERS FOR CONTROL

Different types of electrical resistors:
metal, silicide, doped silicon

Optional undercut to lower reduce thermal leakage.



ELECTRO-OPTIC EFFECT IN SILICON: INJECTION VS. DEPLETION

Carrier injection






- p-i-n diode in forward bias
- Inject carriers into waveguides
- Strong effect (many carriers)
- Slow effect ($\sim 1\text{GHz}$)

Carrier depletion

- p-n diode in reverse bias
- Extract carriers from waveguide
- Weaker effect
- Fast effect ($>40\text{GHz}$)

Carrier accumulation

- Accumulation at oxide
- Similar to capacitor
- Fast






ELECTRICAL SIGNAL MODULATION


Add doped junction to silicon waveguide:

modulate refractive index


- travelling wave modulator
- ring resonator modulator



25Gb/s, 1Vpp
 Vbias= -0.2V, ER = 2.3dB, Q = 5.3, Opt. Power=13dbm,
 1560nm, PRBS=2e31-1



56Gb/s, 2.5Vpp
 Vbias=-0.75V, ER=4dB, Q=4.2, PRBS=2e31-1




GERMANIUM ELECTRO-ABSORPTION MODULATOR

Advantages




- Uses existing Ge-detector technology
- Compact, optical BW > 35nm
- 3dB BW > 40GHz

Next steps

- Ge → SiGe to reach C-band
- Ge-laser






Gupta, S., et al. 50GHz Ge Waveguide Electro-Absorption Modulator Integrated in a 220nm SOI Photonics Platform. In *Optical Fiber Communication Conference* (Vol. 1, pp. 5–7) 2015.




FAST AND EFFICIENT PHOTODETECTORS

Integrated Germanium Photodetectors

- 1 A/W responsivity
- > 70 GHz bandwidth
- 3nA dark current
- 1 V operation




INTEGRATION ON WAFER SCALE



Compatible with CMOS processing



ALL PHOTONIC FUNCTIONS ARE THERE...



...except for the laser.

LASER INTEGRATION ON SILICON PHOTONICS

Transfer III-V laser material to the silicon Photonic chip




SILICON PHOTONICS ENABLES LARGE SCALE PHOTONICS

>10000 optical functions on a chip

optical guiding, filtering,
detection and modulation


efficient fiber-chip coupling

external or integrated
light sources




MORE THAN JUST PHOTONS

Silicon photonics goes beyond the optical chip




THE PHOTONIC CHIP IS JUST A PART OF THE SYSTEM

integrated package




photonics



analog
electronics



digital
electronics




software





user

PACKAGING TECHNOLOGY

- Combining photonics and electronics
- Fiber interfaces
- RF connections
- Thermal and mechanical



multi-core fibers



FABLESS SILICON PHOTONICS


Many fabless Silicon Photonics companies have emerged

- from direct collaboration with fabs (Luxtera, ...)
- starting from MPW (Caliopa, Genalyte, Acacia)

Established players are also partnering

- e.g. Finisar with ST
- Many keep their fab a secret

How to enter as a new (fabless) startup?



SMALL BUILDING BLOCKS → LARGE CIRCUITS

μm -scale building blocks

cm-scale chips




thousands – millions components

Photonics

Very Large Scale Integration


(VLSI)



COMPLEXITY AS AN ENABLER

Integrated Electronics

- billions of digital gates: unprecedented logic performance
- millions of analog transistors: unprecedented control
- (even with imperfect components: enabled by design!)



Integrated Photonics (Silicon Photonics)

- **technological potential** of 10000+ photonic elements on a chip
- not even scratched the surface of what this could do

PHOTONIC CIRCUIT DESIGN


ENABLING COMPLEXITY IN PHOTONICS



Industrial PIC technology platforms (Si, InP, ...)

- demonstrations of sensors, spectrometers, ...
- commercial products

But: fairly simple circuits ~ 1970s ICs



More complexity is enabled by design methods

- Design capture: translating ideas to circuits
- Circuit simulation (electrical+photonic)
- Variability analysis on circuits
- Yield prediction and improvement

COMPLEX CIRCUITS \neq COMPLICATED BUILDING BLOCKS

You can do a lot with a few building blocks

Electronics: Transistors, Resistors, Diodes, ...

Photonics: Waveguides, Directional couplers, ...

Complexity emerges from connectivity

But you need to support complexity

- Accurate models
- Variability
- Parasitics



DESIGNING PHOTONIC INTEGRATED CIRCUITS

Can we learn from electronic ICs?

- Millions of analog transistors
- Billions of digital transistors
- Power, timing and yield
- **First time right designs**
- Very mature Electronic Design Automation (EDA) tools!
- A well established design flow

Can we repurpose this for photonics?



DESIGN ENVIRONMENTS ARE EMERGING

Combinations of Photonics Design and EDA

Physical simulation combined with circuit design

Physical and functional verification

First PDKs with basic models

LUCEDA
PHOTONICS

Mentor
Graphics



VPIphotonics
DESIGN AUTOMATION

SYNOPSYS


Photon
Design

Phoenix Software
Solutions for Micro and Nano Technologies

lumerical

cadence

Optiwave



WHAT IS A DESIGN FLOW?


“Design is the creation of a plan or convention for the construction of an object or a system”

Design Flow

“a repeatable pattern of activity, usually involving multiple tasks with a specific set of outcomes”




WHAT IS THE PURPOSE OF A DESIGN FLOW?



to translate an idea into a **WORKING** chip.


A TYPICAL DESIGN CYCLE



design flow

time


A GREAT IDEA?



design flow

time


DESIGN CAPTURE AND SIMULATION



DESIGN CAPTURE

Select/construct functional blocks

Connect them together




- **Netlist:**

list of connections (“Nets”) and which components the nets are attached to.

- **Schematic:**

graphical representation of a netlist, with placements



Example:
Mach Zehnder Interferometer

SCHEMATIC EDITOR

drag and dropping components and drawing connections

make waveguides explicit if needed

component libraries

parametrization

scriptability

different connections (waveguides, direct optical, electrical)

interface to circuit simulation

specify I/O ports

The screenshot shows a Schematic Editor window with a menu bar (File, Edit, View, Help) and a toolbar. On the left is a PDK Library with components like waveguide, splitter1x2, coupler2x2, grating coupler, modulator, phase shifter, directional, and ring filter. The main workspace contains a circuit diagram with components labeled gc_in, ring1, wg1, pad_gnd, pad_in, and ps1. A parameter table on the right lists the following parameters and values:

Parameter	Value
Center Wavelength (nm)	1550
V_pi (V)	1.6
Bandwidth (Hz)	110k
Resistance (Ohm)	105
Loss (dB)	0.6
Effective Index	2.5
Group Index	3.9

At the bottom, a command prompt shows the following scriptable commands:


```
> insert instance "phase shifter" ps1 250.0 120.0
ps1 inserted
> select instance ps1
ps1 selected
```

Below the command prompt are tabs for 'command prompt', 'simulation', and 'log'. A small inset diagram shows the 'ps1' component with its electrical connections: 'in', 'out', 'V', and 'gnd'.

HIERARCHY

Netlists are hierarchical

- Hierarchical cells:
contain another netlist
- Atomic cells:
contain a circuit model




Example:
Ring-Loaded Mach Zehnder Interferometer

WAVEGUIDES IN PHOTONIC SCHEMATICS


What are waveguides?

- Simple connections between building blocks
 - the length and shape does not really matter
 - it should just provide a good connection
 - similar as an electrical wire
- Functional building blocks with a certain phase/time delay
 - length and shape are very important
 - should be treated as a building block

The distinction is important



DESIGN CAPTURE AND SIMULATION




COMPONENT SIMULATION \neq CIRCUIT SIMULATION

Physical models

Accurate, slow

Based on actual geometries


Best model = reality



Circuit simulations

Approximate, fast

Based on functional description



behavioural models


MODELS

Should allow simulation in a larger circuit

- based on equations
- based on measurement data
- based on EM simulations

Photonics: Nothing really standardized

- No standardized simulation method
- No standard model description
- No standard signals



OPTICAL VS. ELECTRICAL CIRCUIT SIMULATION


optics = electric... at very high frequency

- ultra-small time steps (fs)
- ultra-long simulations (10^{12} time steps)
- high-bandwidth signals (200THz)

impractical.

Solution: analytic signal

= complex amplitude on carrier




PHOTONIC CIRCUIT SIMULATIONS

Same as electronics?

No. Photonics does not fit in Spice

Effort-flow systems

Electrical	Voltage	Current
Fluidic	Pressure	Flow
Thermal	Temperature	Heat Flow*
Mechanical	Force	Motion
Photonic?	E-field	H-field




Not the best formalism for photonics (too high frequency, much more than an RF wave)

WAVE SCATTERING FORMALISM \neq EFFORT FLOW FORMALISM

electrical and optical is not the same

electrical:

- nets with a voltage potential
- current flowing through terms solve with SPICE



optical:

- ports
- links with a travelling wave
- bidirectional



solve with signal propagator
or wave scattering formalism

LINEAR PHOTONICS: SCATTER MATRICES

Generalized reflections of a propagating wave

Linear coupling between all 'ports'

- waveguides
- modes



Includes reflection!

WHAT IS A PORT OF A WAVEGUIDE COMPONENT?

Orthogonal states


- Physically separated waveguides
- Each mode in the waveguide

Example: 6 “ports”

6x6 S-matrix

In practice:

Only use the relevant modes (rest is “loss”)



FREQUENCY DOMAIN OPTICAL CIRCUIT SIMULATOR

Frequency domain

- Linear systems
- Described by scatter matrices (S-parameters)


Circuit is solved as a single matrix (similar as RF)

Pro:

- Very fast
- Large circuits

Con:

- No nonlinear effects




FREQUENCY DOMAIN SIMULATIONS

Frequency domain simulations are very useful for calculating

- Insertion losses
- Backreflections
- Dispersion (wavelength dependent behavior)
- Wavelength filter response

and can also be extended to model

- Slowly varying effects
- Certain optical nonlinearities



TIME DOMAIN OPTICAL CIRCUIT SIMULATION

Calculate time response of a circuit


- to a stimulus (or combination of excitations)
- at certain output monitors
- using discrete time steps

Pro:

- Fast
- Large circuits

Con:

- Slower than frequency domain
- Only response to specific stimulus




TIME-DOMAIN OPTICAL CIRCUIT SIMULATION

Nodes

- connected by signal lines (bidirectional)
- an internal state
- an algorithm to calculate output from inputs and internal state (differential equations, coupled-mode theory, custom code)


every time step, in each node:

- Input signals of last time step are read
- Internal state is updated
- Output signals are generated



OPTICAL SIGNALS

An optical link carries an
an optical signal...




$$2 \times 2 \times N \times M$$

not all simulators
support all combinations


two directions



complex number




power




phase


wavelength:
N channels



single




WDM




spectrum


mode/polarization:
M modes



TE0




TM0



TE1

OPTICAL SIGNALS: EXAMPLE

two directions




Example: Single- λ link

- One direction
- One wavelength
- On-off-keying: power
- One mode: TE


$$1 \times 1 \times 1 \times 1$$

not all simulators
support all combinations

complex number




power




phase


wavelength:
N channels



single




WDM




spectrum


mode/polarization:
M modes



TE0



TM0



TE1

OPTICAL SIGNALS: EXAMPLE

two directions




Example: WDM bidirectional link


- two directions
- QPSK modulation: phase
- 32 wavelength channels
- one mode

$$2 \times 2 \times 32 \times 1$$

complex number




power




phase


wavelength:
N channels



single




WDM




spectrum


mode/polarization:
M modes



TE0




TM0



TE1

OPTICAL SIGNALS: EXAMPLE

two directions




Example: DWDM multimode link


- two directions
- QAM64 modulation: phase
- 512 wavelength channels
- 4 modes

$$2 \times 2 \times 512 \times 4$$

complex number




power




phase


wavelength:
N channels



single




WDM




spectrum


mode/polarization:
M modes



TE0



TM0




TE1

SIMULATING PHOTONICS + ELECTRONICS

Real system: photonics + electronics


Example: optical link



SIMULATING PHOTONICS + ELECTRONICS

Circuit has optical and electrical parts:


Some components overlap



SIMULATING PHOTONICS + ELECTRONICS

Simulating everything in electrical simulator (SPICE – MNA)

- Use native, verified models for electronics
- Build Verilog-A models for photonics




PHOTONICS IN VERILOGA

Encode time signals as ‘analytical’ signals
(complex numbers)

Bus of two lines for bidirectionality


Modulation on an optical wavelength



SIMULATING PHOTONICS + ELECTRONICS

Simulate everything in a photonics simulator (Interconnect, Caphe, OptSim)


- Optimized models and formalisms for photonics
- Electronics models need to be mapped. No verified fab models



SIMULATING PHOTONICS + ELECTRONICS

Co-simulate with waveform exchange


- Photonics and electronics in optimized model, executed sequentially
- Output of one simulation = input of next simulation



SIMULATING PHOTONICS + ELECTRONICS

True cosimulation (photonics and electronics in lockstep)


- Both photonic and electronic simulators run in parallel
- Photonic and electronic model exchange data at each step




CO-SIMULATION

Optical and electrical co-design in Virtuoso Schematic

Photonic simulation in Lumerical Interconnect



FROM FUNCTION TO LAYOUT



LAYOUT

Geometric patterns


- Originally drawn by hand
- Now drawn by computer
- or programmed using scripts

Different layers

- correspond to process steps: Mask layers
- or to logical operations (e.g. Boolean operations)

Different purposes

- Intent of the drawn shape:
process, exclusion, annotation, ...



LAYOUT: CIRCUITS


Organized in (reusable) Cells

- placement
- transformations

Hierarchy: Cells contain other cells

Routing

- Optical connectivity with waveguides
- Electrical connectivity with metal wiring
- Avoid crossings/shorts/disconnects



PARAMETERIZED CELLS

(Or PCells)

Consists of

- Parameters
 - that the user can supply
- Evaluators
 - piece(s) of code that generate the content based on the parameters

Layout, model, symbol, netlist, ...

Languages:

- Open: Tcl, Python, Ruby
- Proprietary: SKILL, Ample, SPT, ...

```

from ipkiss3 import all as i3

class RingResonator(i3.PCell):

    class Layout(i3.LayoutView):

        ring_radius = i3.PositiveNumberProperty(default=20.0)
        wg_width = i3.PositiveNumberProperty(default=0.45)
        coupler_gap = i3.PositiveNumberProperty(default=0.3)


        def _generate_elements(self, elems):
            r = self.ring_radius
            g = self.coupler_gap
            w = self.wg_width

            elems += i3.CirclePath(layer=i3.Layer(2),
                                   radius=r,
                                   line_width=w)

            elems += i3.Line(layer=Layer(2),
                              begin_coord=(-r, -r-w-g),
                              end_coord=(+r, -r-w-g),
                              line_width=w)

            return elems

```



LAYOUT EDITORS

drag and dropping components
alignment and snapping at waveguide ports

component libraries

The screenshot shows a 'Layout Editor' window with a menu bar (File, Edit, View, Help) and a toolbar with text formatting options (B, I, U, S) and style settings. On the left, there is a 'PDK Library' pane listing components like waveguide, splitter1x2, coupler2x2, grating coupler, modulator, phase shifter, directional, and ring filter. Below it is a 'MyLibrary' pane with a command prompt showing: `> set ps1 length 50` and `> set ps1 position 430.0 155.0`. The main workspace displays a circuit layout with an 'in' port, a phase shifter (ps1), and an 'out' port. Two electrical pins are labeled 'Vin' and 'gnd'. A parameter table on the right lists: length (um) 50.0, waveguide width (um) 0.45, heater offset (um) 1.0, heater width (um) 0.8, contact length (um) 2.0, and contact_width (um) 1.2. At the bottom, there are tabs for 'command prompt', 'verification', and 'log', and a schematic diagram of a waveguide cell with 'in', 'out', 'V', and 'gnd' ports.

parametrization

optical and electrical pins


scriptability

interface to verification (DRC and LVS)

routing of waveguides and electrical wires

smart waveguide cells with automatic bend radius and flaring in long segments

SCHEMATIC DRIVEN LAYOUT (SDL)





SCHEMATIC DRIVEN LAYOUT (SDL)

Derive the physical layout from the schematic

- Generate the Layout (P)Cells
- Place the Layout Cells
- Connect the layout cells together

Not trivial to fully automate

- What is the optimal placement?
- Is the topology possible?
- Constraints for length matching?
- On which layer to route?
- Waveguide bends and crossings?




Combination of manual + auto

PLACEMENT AND ROUTING

Photonic-specific constraints

- ‘optical length’ and phase control
- minimal bend radius
- waveguide spacing
- matching port direction
- single routing layer!




PHOTONIC SDL TOOLS ARE EMERGING


Pure photonics
or based on EDA tools

- define connections
- place components
- route waveguides


Luceda, Phoenix,
Mentor Graphics,
Cadence ...




IS THE LAYOUT VALID?




DESIGN RULE VIOLATIONS: EXAMPLES




Edge
Violation



Spacing Violation



Width Violations



Encapsulation
Violation

PHOTONIC PROBLEMS WITH DRC?




DRC techniques were designed for electronics:
90-degree angles...

Silicon Photonics:

- All-angle waveguides – discretized...
- Nanometer scale sensitivities
- Arbitrary geometries (e.g. slot waveguides, PhC)

What is bad?

What is intentional?



PATTERN DENSITIES


Pattern density must be sufficiently uniform

- Etch rate control
- Avoid CMP dishing


Tiles are added

There must be sufficient room to add tiles

- Slab areas (AWG)
- Dense waveguide arrays
- ...



IS THE LAYOUT VALID?




REAL-TIME DRC


Layout is checked on DRC errors as it is being generated

Real-time feedback in editor

Much faster to a DRC-clean design



FUNCTIONAL VERIFICATION





FUNCTIONAL VERIFICATION: LAYOUT VERSUS SCHEMATIC

Check Connectivity

Are the correct components placed?

Are they properly connected?




Check functionality


Did we use the right parameters?

Does the layout perform the correct function?

e.g. does the waveguide have the correct width (i.e. optical length)



FUNCTIONAL VERIFICATION








design flow

time

POST-LAYOUT SIMULATION


Resimulate the circuit based on the actual layout
Include lengths, crossings, reflections, ...



FABRICATION

“no plan survives contact with the enemy”

H. von Moltke (misquoted)



design flow

time

THE ACTUAL FABRICATION PROCESS

Layer depositions

Pattern definition (lithography)

Pattern transfer (etch)


Planarization

Thermal treatment

Doping and implantation

...

and each step with imperfections and variability






example: IMEC silicon Photonics

LITHOGRAPHY: NOT PERFECT

Spatial low-pass filter

- Minimum feature size
- Minimum pitch
- Pattern rounding

Example: Bragg grating





OPTICAL PROXIMITY CORRECTIONS (OPC)

Overcome rounding: add OPC


- serifs
- cutouts

Makes mask
more complex
(and costly)

Not always possible
without violating DR



FABRICATION: IN-LINE DATA



design flow

time

IN-LINE PROCESS DATA



Collect data from wafers as they are being processed

- Line width
- Etch depth
- Layer thickness
- ...


Feed in design process

- FRONT-END: Predict behavioural change
- BACK-END: Adjust layout


STATISTICS!




THERE ARE MANY SOURCES OF NON-UNIFORMITY



VARIABILITY: PREDICTING CIRCUIT YIELD




DESCRIBING VARIABILITY AT DIFFERENT LEVELS



process conditions

exposure dose
resist age
plasma density
slurry composition
...




device geometry

line width
layer thickness
sidewall angle
doping profile
...

optical device properties

effective index
group index
coupling coefficients
center wavelength
...






circuit properties

optical delay
path imbalance
tuning curve
...

system performance



insertion loss
crosstalk
noise figures
power consumption
...

DIMENSIONAL DEPENDENCE OF A WAVEGUIDE



LEVELS OF VARIABILITY: CAREFUL WITH MAPPING

Geometry: width and thickness




Model: n_{eff} and n_g

$$w_1, t_1 \Rightarrow n_{\text{eff}1}$$

$$w_2, t_2 \Rightarrow n_{\text{eff}2}$$

$$w_1, t_2 \Rightarrow n_{g2}$$

$$w_2, t_1 \Rightarrow n_{g1}$$




INTRA-DIE VARIABILITY

Variability has causes with different properties...


Optical extraction of linewidth and thickness




Line width



Thickness



VARIABILITY EFFECTS WORK ON DIFFERENT SCALES





VARIABILITY ≠ VARIABILITY

Wafer – to – wafer variability

Die – to – die variability


Intra-die variability

- mask-related
- distance related
- stochastic



TESTING

Put the device on a measurement setup and characterize its performance



design flow

time

HOW TO TEST?



Electrical, optical, or both?

Wafer-scale testing -> grating couplers

Testing after packaging?

Need statistics?


depends



CHALLENGE: DEFINING GOOD TESTS

You need to think about tests during the design stage

- Which structures are representative?
- How can I isolate them?
- What parameters do I want to measure?
- How will I analyse/fit the data?



Parameters for your component models!


- What makes a good model?

Example: waveguide model

- $n_{eff}(\lambda)$ -> polynomial?
- $loss(\lambda)$ -> polynomial?
- nonlinearities?

How to measure n_{eff} ?


OUR SIMPLE DESIGN FLOW



design flow

time

OUR SIMPLE DESIGN FLOW



EXCHANGE OF INFORMATION

Files

- Layout: GDSII and OASIS
- Netlist/Schematic: Spice, EDIF
- Models: Spice, VerilogA, C++, Python
- PCell code: Skill, Python , Tcl
- Data: Touchstone, XML

Databases

- proprietary
- EDA standard: OpenAccess



DESIGNING IN CODE VERSUS GUI

Designing in Code

```

from ipkiss3 import all as i3

class RingResonator(i3.PCell):

    class Layout(i3.LayoutView):

        ring_radius = i3.PositiveNumberProperty(default=20.0)
        wg_width = i3.PositiveNumberProperty(default=0.45)
        coupler_gap = i3.PositiveNumberProperty(default=0.3)


        def _generate_elements(self, elems):
            r = self.ring_radius
            g = self.coupler_gap
            w = self.wg_width

            elems += i3.CirclePath(layer=i3.Layer(2),
                                   radius=r,
                                   line_width=w)
            elems += i3.Line(layer=i3.Layer(2),
                             begin_coord=(-r, -r-w-g),
                             end_coord=(+r, -r-w-g),
                             line_width=w)

            return elems

```

Designing in GUI



DESIGNING IN CODE VERSUS GUI

Designing in Code

Pro:

- Easy to reuse
- Easy to upgrade design
- Easy to share and version
- Easy to parametrize
- Easy to document and make examples
- Everything is numerically correct
- Automate repetitive work

Con:

- Harder to learn
- No immediate visual feedback

Designing in GUI

Pro:

- Intuitive quick start
- Visual feedback
- WYSIWYG
- Quick point and click

Con:

- Difficult to make complex things
- No calculations
- A lot of manual work
- Easy make small (invisible) mistakes

DESIGNING IN CODE VERSUS GUI


Designing in Code

- parameter sweeps
- calculated geometries
- circuit models
- automatic placement and routing


Designing in GUI

- schematic connectivity
- layout positioning (floorplanning)
- fixing the last DRC errors
- quick manual routing


DESIGN ABSTRACTIONS




ABSTRACTIONS IN A CIRCUIT DESIGN FLOW



ABSTRACTIONS IN A CIRCUIT DESIGN FLOW



PDK: INTERFACE FROM FAB TO DESIGNER




SUMMARY

(Silicon) Photonics is growing towards a circuit platform


- Technology supports larger circuits
- A circuit-oriented design flow is emerging (similar to electronics)
- Fabs are building PDKs

Challenges

- Schematic-driven Layout for photonics
- Variability: fabrication, performance, models
- Verification: DRC and LVS
- Design for manufacturability
- Photonic-electronic-software stacks



DESIGN FLOW: FROM IDEA TO WORKING CHIP



PRACTICAL SETUP


JUPYTER NOTEBOOKS

interactive notebook

- text, figures
- formulas
- python code

simulation and design

- built-in IPKISS



THE IPKISS DESIGN FRAMEWORK

Design framework for Photonic Integrated Circuits

- Parametric design
- Focus on reuse and automation


History

- Developed at Ghent University – imec in 2000-2014
- Spin-off into Lucedo Photonics in 2014
- Currently hundreds of users worldwide

THE IPKISS DESIGN FRAMEWORK

One component definition

for
Circuit design
Layout
Simulation



THE IPKISS DESIGN FLOW

Python script based

```

class RingResonator(i3.PCell):
    """A generic ring resonator class."""

    wg_template = i3.WaveguideTemplateProperty(default=TECH.PCELLS.WG.DEFAULT,
                                               doc="trace template used for the bus and the r

    bus = i3.ChildCellProperty(doc="bus waveguide")
    ring = i3.ChildCellProperty(doc="ring waveguide")

    def _default_ring(self):
        return i3.Waveguide(name=self.name+"_ring", trace_template=self.wg_template)

    def _default_bus(self):
        return i3.Waveguide(name=self.name+"_bus", trace_template=self.wg_template)

class Layout(i3.LayoutView):
    ring_radius = i3.PositiveNumberProperty(default=TECH.WG.BEND_RADIUS, doc="r
    coupler_spacing = i3.PositiveNumberProperty(default=TECH.WG.DC_SPACING,
                                                doc="spacing between bus and

    def _default_ring(self):
        ring_layout = self.cell.ring.get_default_view(i3.LayoutView)
        ring_layout.set(trace_template=self.wg_template,
                       shape=i3.ShapeCircle(center=(0, 0), radius=self.ring_l

        return ring_layout


    def _default_bus(self):
        r, s = self.ring_radius, self.coupler_spacing
        bus_layout = self.cell.bus.get_default_view(i3.LayoutView)
        bus_layout.set(trace_template=self.wg_template,
                      shape=[(-r, -r-s), (+r, -r-s)])

        return bus_layout

    def _generate_instances(self, insts):
        insts += i3.SRef(name="ring", reference=self.ring)
        insts += i3.SRef(name="bus", reference=self.bus)
        return insts

    def _generate_ports(self, ports):
        ports += self.instances["bus"].ports
        return ports

```



THE IPKISS DESIGN FLOW

Python script based

```

class RingResonator(i3.PCell):
    """A generic ring resonator class."""

    wg_template = i3.WaveguideTemplateProperty(default=TECH.PCELLS.WG.DEFAULT,
                                                doc="trace template used for the bus and the ring")

    bus = i3.ChildCellProperty(doc="bus waveguide")
    ring = i3.ChildCellProperty(doc="ring waveguide")

    def _default_ring(self):
        return i3.Waveguide(name=self.name+"_ring", trace_template=self.wg_template)

    def _default_bus(self):
        return i3.Waveguide(name=self.name+"_bus", trace_template=self.wg_template)

class Layout(i3.LayoutView):
    ring_radius = i3.PositiveNumberProperty(default=TECH.WG.BEND_RADIUS, doc="radius of ring")
    coupler_spacing = i3.PositiveNumberProperty(default=TECH.WG.DC_SPACING,
                                                doc="spacing between bus and ring waveguide")


    def _default_ring(self):
        ring_layout = self.cell.ring.get_default_view(i3.LayoutView)
        ring_layout.set(trace_template=self.wg_template,
                       shape=i3.ShapeCircle(center=(0, 0), radius=self.ring_radius))
        return ring_layout

    def _default_bus(self):
        r, s = self.ring_radius, self.coupler_spacing
        bus_layout = self.cell.bus.get_default_view(i3.LayoutView)
        bus_layout.set(trace_template=self.wg_template,
                      shape=[(-r, -r-s), (+r, -r-s)])
        return bus_layout

    def _generate_instances(self, insts):
        insts += i3.SRef(name="ring", reference=self.ring)
        insts += i3.SRef(name="bus", reference=self.bus)
        return insts

    def _generate_ports(self, ports):
        ports += self.instances["bus"].ports
        return ports

```



- ▶ extremely flexible
- ▶ easy-to-read
- ▶ powerful engineering libraries
- ▶ industry standard






THE PICAZZO LIBRARY

A large library of photonic components

- waveguides and routing
- crossings, splitters and couplers
- wavelength filters
- grating couplers and mode converters
- generic modulator blocks

Parametric and technology aware

Validated on the IMEC technology platform






ADVANCED SPECTRAL FILTER DESIGN

Arrayed Waveguide Gratings

Echelle Gratings

- Fully parametric
- Design from specifications
- Integrated layout and simulation
- Validated on fabricated devices




IPKISS NOTEBOOKS

Explore your designs in a browser

Very rapid experimentation

Interactive code and plots

Widely supported community



FIRST NOTEBOOKS

Unfamiliar with Python?

/0_1_python_getting_started: *basic Python tutorial*

/0_2_numpy_and_plotting: *Numpy and Matplotlib*

Check if everything works and if you find your way around the notebook interface.



PRACTICAL

1. Connect WIFI / Ethernet
2. Open web browser (Chrome, Firefox, Opera)
3. Connect to Jupyter server
(address will be provided on-site)
4. Log in with your personal ID/password



NOTEBOOK: INTERACTIVE ENVIRONMENT

Text and explanations

Variables

A name that is used to denote something or a value is called a variable. In python, variables can be declared and values can be assigned to it as follows,

```
In [2]: x = 2  
        y = 5  
        xy = 'Hey'
```

```
In [3]: print x+y, xy  
7 Hey
```

Executable
python code

SHIFT+ENTER

to execute

NAVIGATING

The screenshot displays the JupyterLab interface. At the top left is the Jupyter logo and the text "jupyter". Below this are three tabs: "Files", "Running", and "Clusters". A blue callout bubble points to the "jupyter" text with the text "Click here to go back to start".

Below the tabs is a text prompt: "Select items to perform actions on them." To the right of this prompt are three buttons: "Upload", "New" (with a dropdown arrow), and a refresh icon. A blue callout bubble points to the "New" button with the text "Create blank notebook here".

The main area shows a file browser with a list of folders. A blue callout bubble points to the "component_design" folder with the text "Folders with notebooks". The folders listed are:

- circuit_design
- circuit_simulation
- component_design
- design_flows
- dfm
- filter_design
- intro_ipkiss
- intro_python
- layout
- luceda_getting_started

NAVIGATING


The screenshot shows the JupyterLab interface. At the top left is the 'jupyter' logo. Below it are tabs for 'Files', 'Running', and 'Clusters'. A message says 'Select items to perform actions on them.' To the right are buttons for 'Upload', 'New', and a refresh icon. The main area is a file browser for the directory 'python_getting_started'. It lists several folders and notebooks. A blue callout box points to '00_Introduction.ipynb' with the text 'Notebook: click to start'. Another blue callout box points to '01_Basics_and_Built-in_Functions.ipynb' with the text 'Running Notebook'. The '01_Basics_and_Built-in_Functions.ipynb' notebook is highlighted in grey and has a green 'Running' status indicator to its right.

Item	Status
..	
_images_source	
_tex	
images	
00_Introduction.ipynb	
01_Basics_and_Built-in_Functions.ipynb	Running
02_String_Formatting.ipynb	
03_Data Structures-...	
04_String_and_Dicts.ipynb	
05_Control_Flow.ipynb	
06_Functions.ipynb	
07_Classes.ipynb	

PRESS **H** FOR 'HELP'

Useful menu and toolbar

Keyboard shortcuts
are extremely powerful



Keyboard shortcuts

The Jupyter Notebook has two different keyboard input modes. **Edit mode** allows you to type code/text into a cell and is indicated by a green cell border. **Command mode** binds the keyboard to notebook level actions and is indicated by a grey cell border with a blue left margin.

Command Mode (press `Esc` to enable)

<code>F</code> : find and replace	<code>Shift-J</code> : extend selected cells below
<code>Ctrl-Shift-P</code> : open the command palette	<code>A</code> : insert cell above
<code>Enter</code> : enter edit mode	<code>B</code> : insert cell below
<code>Shift-Enter</code> : run cell, select below	<code>X</code> : cut cell
<code>Ctrl-Enter</code> : run selected cells	<code>C</code> : copy cell
<code>Alt-Enter</code> : run cell, insert below	<code>Shift-V</code> : paste cell above
<code>Y</code> : to code	<code>V</code> : paste cell below
<code>M</code> : to markdown	<code>Z</code> : undo cell deletion
<code>R</code> : to raw	<code>D, D</code> : delete selected cell
<code>1</code> : to heading 1	<code>Shift-M</code> : merge selected cells, or current cell with cell below if only one cell selected
<code>2</code> : to heading 2	<code>Ctrl-S</code> : Save and Checkpoint
<code>3</code> : to heading 3	<code>S</code> : Save and Checkpoint
<code>4</code> : to heading 4	
<code>5</code> : to heading 5	


[Close](#)

TAKE CARE OF MEMORY

Interactive plots consume resources.

Close them when ready.

```
C:\luceda\ipkiss_311\python\envs\ipkiss3\lib\site-packages\matplotlib\pyplot.py:516: RuntimeWarning: More than 20 figures have been opened. Figures created through the pyplot interface (matplotlib.pyplot.figure) are retained until explicitly closed and may consume too much memory. (To control this warning, see the rcParam figure.max_open_warning).
```




GETTING STARTED...

- connect to the internet
- open browser (Chrome, Firefox)
- connect to notebook server: <https://wsjupyter.intec.ugent.be>
- notebook login / password

Launch a notebook

Step 1:


Copy the notebook



BUILDING CIRCUITS IN A NOTEBOOK

Define schematics in python code

- List building blocks (or subcircuits)
 - gc, splitter, wg
- List internal connections
 - gc:out↔splitter:in, splitter:out2↔wg:in
- List external ports
 - in ↔gc:vertical_in, out1 ↔ splitter:out1, out2 ↔wg:out



BUILDING CIRCUITS: AUTOPLACEANDCONNECT

Circuits with direct connections: no waveguide generation

```
from addon_luceda.auto_place_and_connect import AutoPlaceAndConnect
```

```
child_cells = {"dc1": my_dircoup,
               "dc2": my_dircoup,
               "wg1": my_wg,
               "wg2": my_wg}
```

4 components

```
links = [("dc1:out2", "wg1:in"),
         ("wg1:out", "dc2:in2"),
         ("dc2:out2", "wg2:in"),
         ("wg2:out", "dc1:in2")]
```

4 internal connections


```
external_port_names = {"dc1:in1" : "in1",
                       "dc1:out1" : "out1",
                       "dc2:in1" : "in2",
                       "dc2:out1" : "out2"}
```

4 input/output ports

```
my_ring = AutoPlaceAndConnect(child_cells=child_cells,
                              links=links,
                              external_port_names=external_port_names)
my_ring_lo = my_ring.Layout()
my_ring_lo.visualize(annotate=True)
```

automatic placement

auto-generate layout



BUILDING CIRCUITS: PLACEANDAUTOROUTE

Generate waveguides for connections

```
from picazzo3.routing.place_route import PlaceAndAutoRoute
```

```
dc_circuit = PlaceAndAutoRoute(name="dc_with_gc",
    child_cells={"dc": my_dc,
                "gc_in" : fc,
                "gc_out_bar" : fc,
                "gc_out_cross" : fc,
                "gc_reflection" : fc
    },
```

5 components

4 internal connections



```
    links=[("gc_in:out", "dc:in1"),
           ("gc_reflection:out", "dc:in2"),
           ("dc:out1", "gc_out_bar:out"),
           ("dc:out2", "gc_out_cross:out"),
    ],
```

4 input/output ports

```
    external_port_names={"gc_in:vertical_in": "in",
                        "gc_out_bar:vertical_in": "out_bar",
                        "gc_out_cross:vertical_in": "out_cross",
                        "gc_reflection:vertical_in": "reflection"}
)
```

```
transformations = {"gc_in": i3.Translation((-100, -20)),
                  "gc_out_cross": i3.Rotation(rotation=180) + i3.Translation((100, +20)),
                  "gc_out_bar": i3.Rotation(rotation=180) + i3.Translation((100, -20)),
                  "gc_reflection": i3.Rotation(rotation=180) + i3.Translation((100, +60)),
                  }
manual placement
```

```
dc_circuit_layout = dc_circuit.Layout(child_transformations=transformations,
    bend_radius=10.0)
dc_circuit_layout.visualize(annotate=True)
```




auto-generate layout

USE HIERARCHY: YOU CAN USE A CIRCUIT AS A BUILDING BLOCK

Circuits can be nested

Break up circuits into reusable parts



THE SMALL PRINT ON COPYRIGHT

The material on the server is copyrighted

- The IPKISS toolset
- The addon libraries
- The notebooks

Please do not download the material to your own PC. It will probably not work as the server has a specific set of pre-configured utilities.



If you are interested in using IPKISS, contact info@lucedaphotonics.com

If you are interested in using the course material, contact wim.bogaerts@ugent.be

You can continue to use the server until 30 June 2018.

Further reading

Abstract Silicon Photonics technology is rapidly maturing as a platform for larger-scale photonic circuits. As a result, the associated design methodologies are also evolving from component-oriented design to a more circuit-oriented design flow, that makes abstraction from the very detailed geometry and enables design on a larger scale. In this paper, we review the state of this emerging photonic circuit design flow and its synergies with electronic design automation (EDA). We cover the design flow from schematic capture, circuit simulation, layout and verification. We discuss the similarities and the differences between photonic and electronic design, and the challenges and opportunities that present themselves in the new photonic design landscape, such as variability analysis, photonic-electronic co-simulation and compact model definition.




Silicon Photonics Circuit Design: Methods, Tools and Challenges

(invited)

Wim Bogaerts^{1,2,*} and Lukas Chrostowski³

Lasers and Photonics Reviews



PHOTONICS RESEARCH GROUP

Wim Bogaerts

Professor in Silicon Photonics

E wim.bogaerts@ugent.be

T +32 9 264 3324



@PhotonicsUGent

www.photonics.intec.ugent.be